

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<DEPARTMENT NAME>

B. Tech/MCA 1st Year 2nd Semester VLSI SESSION: 2023-2024

DAY	9:00 – 10:00	10:00 – 11:00	11:00 – 12:00	12:00 – 1:00	1:00 – 2:00	2:00 – 3:00	3:00 – 4:00	4:00 – 5.00	5:00 – 6:00
MON	VLSI 5232 (L) SP ICT 614	VLSI 5242 (L) OB ICT 614	VLSI 5202 (L) KD ICT 614	Break	VLSI 5241 (L) AS ICT614				
TUE	VLSI 5251 (LAB) KM/AR ICT 602								
WED	VLSI 5242 (L) OB ICT 614	VLSI 5232 (L) SP ICT 614	VLSI 5201 (L) KM ICT 614	VLSI 5201 (L) KM ICT 614					
THU	VLSI 5241 (L) AS ICT614	VLSI 5202 (L) KD ICT 614	VLSI 5202 (L) KD ICT 614	Break	VLSI 5252 (LAB) AMB/PS ICT 602				
FRI	VLSI 5232 (L) SP ICT 614	VLSI 5241 (L) AS ICT614	VLSI 5242 (L) OB ICT 614	Break	VLSI 5201 (L) KM ICT 614				

To be Effective from 07.02.2024

**A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance**

Member

Dulal Mondal

for Saumya Chatterjee
HOD

Principal



HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<DEPARTMENT NAME>

B. Tech/MCA 1st Year 2nd Semester VLSI SESSION: 2023-2024

Faculty Details:

TA Details:

INITIALS	FULLNAME	DEPT	INITIALS	FULLNAME	DEPT
SP	Prof. Srabanti Pandit	ECE	AR	Adivi Roy	ECE
OB	Prof. Orijit Biswas	ECE	PS	Pritam Sahu	ECE
AS	Prof. Aninda Sen	ECE			
KD	Prof. Krishanu Datta	ECE			
KM	Prof. Kashturi Mukherjee	ECE			
AMB	Prof. Amrita Banerjee	ECE			

To be Effective from

A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance

Member

Dulal Mandal

for Soumya Chatterjee
HOD

Principal



HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE

<DEPARTMENT NAME>

B. Tech/MCA Ist Year 2nd Semester VLSI SESSION: 2023-2024

COURSE STRUCTURE

A. Theory							
Sl. No.	Course Code	Course Name	Contact Hours/Week				Credit Points
			L	T	P	Total	
1	VLSI5201	VLSI Processor Architecture	4	0	0	4	4
2	VLSI5202	VLSI Design, Verification and Testing	4	0	0	4	4
3	VLSI5203	Analog IC Design	4	0	0	4	4
4		Elective – II					
	VLSI5231	Advanced Micro & Nano Devices	4	0	0	4	4
	VLSI5232	DSP Algorithms for VLSI System Design					
5		Elective - III					
	VLSI5241	Low Power VLSI Circuit and System	4	0	0	4	4
	VLSI5242	Sensors					
Total Theory						20	20
B. Practical							
6	VLSI5213	Analog VLSI Design Laboratory	0	0	3	3	2
		Total of practical				3	2
C. Sessional							
7	VLSI5221	Term paper leading to thesis	0	4	0	4	3
Total Sessional						4	3
Total of Semester						27	25

To be Effective from
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance

Member

Dipal Mondal

HOD

for Soumya Chatterjee

Principal

